Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

D flip flop cell that change state on clock pulse

Status
Not open for further replies.
G

gGololicic

Newbie level 2
Joined
Feb 15, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
In my exam I had to design a logical circuit with D flip flop cell which responds to a clock signal during the low-to-high transition of a clock pulse, but given D flip flop responded to a high clock pulse. So the absolute right way of doing this was with following design:

Capture.PNG

But since I was not really 100% sure I remembered that design corectly I wrote my own. This is what I designed and I want to know if it could work (in theory and in reality) ?

Untitled.png
 

In theory, with ideal devices, your circuit wouldn't do anything since the inputs to the AND gate are never high simultaneously.

In reality, your circuit will output a narrow pulse on the low-to high transition of the input with width approximately equal to the propagation delay of the inverter. Is that what you intended?
 
Is that signal width long enough to change the state of flip flop?
Or even better asked could this two logical circurit works the same if we looked at the as black boxes and just watch the input and output?
 
Last edited:

gGololicic said:
Is that signal width long enough to change the state of flip flop?
Or even better asked could this two logical circurit works the same if we looked at the as black boxes and just watch the input and output?
Click to expand...
Whether is works or not depends upon the actual pulse width and if that width if long enough to clock the particular flip-flop.

Even if it works, your circuit does not provide an inversion of the clock signal, which the correct circuit does. All yours does is change a low-high clock transition to a low-high-low pulse. Thus the Flip-Flip is still triggering on the low-high transition, not the high-low transition as the inverted clock provides.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top