Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx FFT core generator - simulation results issue

Status
Not open for further replies.

Knyquist

Newbie level 5
Joined
Jan 29, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,365
Hello!

I'm facing the problem of simulating an FFT core generator in vhdl.

I have written a FSM and a test bench file to run the simulation of the Xilinx FFT core (Streaming) in ISE.
I'm using a DDS module (from the core generator also) that generates a sinusoid at the input of the fft.

What I'm getting at the output is something weird.
Each aquisition gives two deltas at the output, but they are in the wrong position, and tend to change a little bit even if the signal at the input is always exactly the same.
Needless to say that the Nyquist frequency should be respected. In fact the input is represented with 1024 samples in which there are 8 periods of a sinusoid, thus the delta should appear in 8th/9th bin of the forurier transform (and another one at 1024-9 because it is bilateral, correct?) but what I get are two deltas, the first one at bin 162 and the second one at bin 237.
Even if I'm getting two deltas (which I guess is quite a great success), I think the problem is rooted deeper and it's not just a metter of conventions or aliasing, even if it seems so.

As I sayd I'm using the streaming model of the fft core. I think I am respecting each constraint on the input signals to be given (my waveforms are quite the same as the ones on the xilinx datasheet of the component).
Since it's a streaming model I'm actually giving continously the same input (the same sinusoid) while picking up at the output when data is ready.

Probably there is something that I'm missing.

Do you have any guess about this problem?
Thanks and best regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top