Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

component name of iSE schematic library

Status
Not open for further replies.

hristo

Newbie level 2
Joined
Jan 31, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Hi,
Xilinx ISE software have a very interesting library of components the designer can instantiate in his schematic entry. I would like to use many of these components but in VHDL. I wonder if these components can be instantiated in VHDL code as components. if so, how? where can i find their names and VHDL codes. thank you
 

On Xilinx's web site if you search for "libraries guide hdl designs"...

**broken link removed**

Make sure you find the correct family, as the library components between families can have different ports for a component with the same name.
 

On Xilinx's web site if you search for "libraries guide hdl designs"...

**broken link removed**

Make sure you find the correct family, as the library components between families can have different ports for a component with the same name.

Thanks for the reply ;). However, the "libraries guide" document gives the vhdl names of the PRIMITIVE components of the FPGA. the "schematic" library has more macro blocks (adders, multiplixers, decoders)which i would like to instantiate in my VHDL code without having to recode them using the primitive components of the FPGA. i thought such library should be already available .....
 

The blocks you are looking for a better done by coding them in VHDL as behavioral RTL. I wouldn't build a structural netlist in VHDL using primitives or even higher level components like adders, multiplexers, and decoders like you seem to want to do. You need to drop the schematic mindset if you want to use an HDL. I would invest more time in learning VHDL and drop the schematic entry entirely.

I haven't entered any portion of an FPGA design in schematics for close to 20 years and I don't miss it. I can see the benefit of having a block diagram for a top level file, but even then I'd rather it just be a VHDL/Verilog top level RTL module that I can read/modifiy in a text editor like VIM. (personally I can type a whole lot faster than moving a mouse around connecting stuff)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top