Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to resolve ports and nets mismatches in calibre lvs

Status
Not open for further replies.
C

chiranjeevinaidu

Junior Member level 2
Joined
Jan 1, 2013
Messages
20
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,283
Activity points
1,400
Hi ,

I ran calibre lvs .I saw some ports/nets mismatched.

After Transformation:
ports

----layout source
Net GND GND
13 -------
cells :AND1D AND1D
in1:a in1:a
in2:b in2:b
in3:1 in3:GND
In above I just gived example of report file content

and one more thing all instances are passed but ports and nets are mismathed

please give me any suggestion Above error
 

Looks like in the layout pin in3 is supposed to be connected to GND but is not. Could be a layout issue or layout spice netlist has some issues.
 

Hi Guys

thanks for replied.

here below images shows mismatched ports/nets...please look at this issue


incorrect nets.JPGin correct ports.JPG

- - - Updated - - -[/COLOR
 

From the images i feel that either label layer or pin layer is missing in the layout or its in the inner hierarchy (on the top level). So calibre can not find the ports. try to solve ports error first . then may be net error will be solved automatically.
Try running lvs in the flatened mode
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top