Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to draw sample and hold circuit

Status
Not open for further replies.
S

sauj90

Newbie level 3
Joined
Jan 3, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,300
Hi,
can u please tell me how to draw sample and hold circuit in cadence using two stage opamps.....and can u please tell me if i give input voltage 1.8v the how the output voltage in sample and hold circuit..Can u send me the circuit of sample and hold circuit using two stage opamps...
thanks,
sauj
 

this sounds very much like a homework problem. sample and hold is simply a switch cap circuit that samples the input voltage when the switch is closed and holds the voltage when the switch is open, think analog equiv to a latch.
to help drive the cap and to help the cap drive the next stage amps can be used as buffers. --[>--/ --Cap circuit--[>---
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top