Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

about AHB2APB Bridge

Status
Not open for further replies.

HPC

Newbie level 4
Joined
Dec 30, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,329
Hi,

I am designing an AHB2APB bridge.
I want to know that should the HRESP output of my bridge be held low continuously? Or it can have other value.

Thanks in advance
 

Usually, you can tie it to "OKAY" all the time, if:
1): The slaves on the APB bus will never generate "error" response (that means every r/w transfer will success). This is usually the digital circuit does.
2): The slaves on the APB bus can response the r/w access quickly enough to met your AHB bus requirement. (this means there is no bus efficient issue, so there is no need for you to use "RETRY" and "SPLIT")
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top