Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Negative edge D flip flop with synchronous active low set

Status
Not open for further replies.
A

Abdul mohsin

Newbie level 6
Joined
Jul 11, 2012
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,380
can any one draw the circuit of Negative edge dff with synchronous active low set ..actually i draw the circuit but am getting the wrong outputs by using the tool..so can any one suggest r any link for this cell....
 

it might help to know what you are asking for is called a negative edge, or falling edge DFFR, active low set is called just a reset, DFFS and a DFFR and a DFFRS, set, reset, set or reset depending on which node is tied low. I havent come across many synchronous sets or resets, but you could easily turn any dffr into having a synchronous reset by adding a latch on the reset node. I believe I have used something like this a few years back but it was a handmade synchronous reset dffr using pass fets. I also agree with barry this should be in asic.
 
Mmmh? Not to be pedantic, but a DFFR clocked on negedge can occur in fpga designs as well, no? Or maybe I am missing something... But given that one generally uses posedge clocked FFs in fpga designs chances are that the OP is indeed doing something asic-ey.
 

I can't get it

- - - Updated - - -

sory i 4rget this is Asic
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top