Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Power Estimation or Analysis during RTL stage

Status
Not open for further replies.
P

preposturous

Newbie level 1
Joined
Oct 19, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
I am designing a RTL design which has a small processor and simple peripheral .
I have the RTL and will be writing the assembly code for the RTL.

I wanted to do a power analysis i.e. estimate the power consumption of the RTL at the architecture stage itself .

Can somebody provide me an idea about how the power estimation is done industry-wide while designing products ?
 

preposturous said:
I am designing a RTL design which has a small processor and simple peripheral .
I have the RTL and will be writing the assembly code for the RTL.
I wanted to do a power analysis i.e. estimate the power consumption of the RTL at the architecture stage itself .
Can somebody provide me an idea about how the power estimation is done industry-wide while designing products ?
Click to expand...

There are several EDA tools which can analyze the power at RTL stage.
For example, PowerArtist developed by Apache.
But I don't know whether it's effective or reliable.
 

You must do a synthesis to be able to have an accurate estimate.
This URL may help you:
**broken link removed**
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top