Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

MIG output to instaniate in my design

Status
Not open for further replies.
S

spman

Advanced Member level 4
Joined
Aug 15, 2010
Messages
113
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,061
Hi

I have created a controller for DDR3 with the MIG. MIG output folders are example_design and user_design. according to MIG report :
- example_design:
This folder includes the design with synthesizable test bench.

- user_design:
This folder includes the design without test bench modules.
Click to expand...

But actually i don't see any important difference between these folders except the name of some files! The top module of both folders have instantiated the controller and the traffic generator for testing. So which module is appropriate for start of my design?! Both are too complicated that i can't use in my design!
Any hint please?

Thanks in advance
 

Yes, the designs that the MIG generates are way too complex to be a good reference implementation!

If you're using the Spartan-6 MIG, here's a guide on using the MIG with a simple example: https://tristesse.org/FPGA/XilinxMIGTutorial
 
  • Like
Reactions: spman

    S

    spman

    Points: 2
    Helpful Answer Positive Rating
Hi Joelby,

How different is the designing for Spartan 6 and Virtex 6 is.
Since I have to design in the Virtex 6 FPGA the MIG

Waiting
 

I haven't used the Virtex-6 MIG so I can't tell you for sure. The MIG is different for every FPGA family, but I think that if you are already familiar with Xilinx cores in general and HDL you shouldn't have much trouble moving from one MIG to another, at least if you are building a design from scratch and don't have to support multiple MIGs.
 

Example design gives you test bench also where u can simulate and see the result...

By using MIG u can generate core for specific device.No need to convert one device code to another one..
 

Thank you both for reply.

ok I understand that.

One more question. I don't know about Spartan, but in Virtex MIG design, it ask for the addressing scheme to be
either ROW/Bank/Col or Bank/Row/Col.

Which one is better and also the addressing that we will do, we should treat it as a normal addressing. right?
What is the purpose of these two ?

Looking for response in this matter.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top