Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRC and LVS rules for TSMC 130nm libraries

Status
Not open for further replies.

thanhFF

Junior Member level 2
Joined
May 14, 2010
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
australia
Activity points
1,451
Dear all,

I am working on an analog IC design project using TSMC 130nm technology. I have all the schematic, layout, simulation models but missing LVS, DRC rules for layout verification (assuraDRC.rul, extract.rul, compare.rul). Does anyone have these files? Can you please share with me if possible? I need these quite urgent and contacted MOSIS but they cannot process until after New Year :(

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top