Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Counter using FSM verilog

Status
Not open for further replies.
counter is it self a fsm i.e its next state value depend upon previous state value ... refer books like RP jain, moriss mano or aanand kumar . In synchronous circuit chapter u will see the state diagram.

Or plz Explain ur question

Thanks and Regards
Vir
 

I didn't Know more about it.please explain it more.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top