Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL code for a Finite State Machine

Status
Not open for further replies.

lahrach

Full Member level 3
Joined
Feb 6, 2009
Messages
170
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,285
Hi all,

How can I encode a state machine such that when I click a button it run all possible states.

regards
 

For example: consider this FSM

FSM={state_1, state_2, state_3, state_4, state_5,
state_6, state_7}

signal start : std_logic;

when statr<='1'

state_1 ->state_2 ->state_3 ->state_4 ->state_5 ->state_6 ->state_7 ->state_1

regards
 

sounds like you're on to solving your problem - keep goinng
 

thank you for this answer
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top