Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design good input buffer?

Status
Not open for further replies.

ccw27

Full Member level 5
Joined
Oct 13, 2004
Messages
267
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
2,558
What circuit topology is usually used to design good input buffer for driving 1)capacitance 2) passive S/H? Source follower or Unity-gain diff-amp? And how to size the transistors so a low output distortion is obtained.

Thanks
 

The circuit structure is by your application. For the sizing issue I suggest you can try to run the divice current vs. device length curve and differentiate it, then you can get the ideal device length.
 

I am using shunt negative feedack buffer to drive a CMOS switch with 0.8 pF capacitance at the output. I am only getting a distortion of less than 25 dB. How can I decrease the output distortion further?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top