Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ADPLL design using TDC

Status
Not open for further replies.
It's far from obvious that a ADPLL design uses a TDC, the basic ADPLL concept known from literature (e.g. Best Phase-Locked Loops) in fact doesn't.

So to make your question understandable, you'll want to refer to the specific literature discussing TDC usage.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top