Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PhaseLocked Loop Problem

Status
Not open for further replies.

rnz1991

Newbie level 1
Joined
Oct 13, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Hello Everyone,
i am designing a simple phase locked loop with only CMOS chips CD 4007, i have built it before and worked fine. however i did something wrong to make it work. now i am reassembling it and i was not able to get it work. i am using an XOR for my phase detector , i tried using both a passive RC filter and a passive lead lag RC filter , i am using a 7 staged ring oscillator as my VCO. i am getting an unstable signal. with both sine and square waves as reference signals [ 1 ~ 100 khz ] [ 1.8v-5v]. i know that i dont have to use a frequency divider since i want it to lock not multiply. so would some one help me if i am missing any main block.
 

A poster had a thread here describing how he saw two oscillators synchronize if their frequencies were close enough, and there was the right kind of connection between them.

Apparently there needs to be sufficient crosstalk between the two signals so that one can influence the other. Barely enough so they synchronize when they are within a few Hz of each other.

Try looking at similar threads in the list at the bottom of this page.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top