aspirinnnnn
Member level 1
- Joined
- Jan 4, 2012
- Messages
- 33
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Location
- Beijing,China
- Activity points
- 1,511
I have watched the book "Computer Organization And Design", and i want to implement a simple single clock mips(chapter 4.4) in my altera fpga board. Here is the problem i encountered:
the altera fpga sram read the address at the rising edge and gives the valid data the next clock rising edge. that seems make the single clock implementation impossible, because the Load from memory seems impossible to finish in one cycle.
new to this area, i don't know if i am correct about this,and if my understanding is alright , what can i do to implement this single cycle mips?
/************************************
i figured it out , using a asyn_memory that can finish the read in single clock can solve the problem.
now i am using the negedge to read out the data , and i think it will makes the timing a little tight , what kind of sram or cache the real MIPS are using ?
the altera fpga sram read the address at the rising edge and gives the valid data the next clock rising edge. that seems make the single clock implementation impossible, because the Load from memory seems impossible to finish in one cycle.
new to this area, i don't know if i am correct about this,and if my understanding is alright , what can i do to implement this single cycle mips?
/************************************
i figured it out , using a asyn_memory that can finish the read in single clock can solve the problem.
now i am using the negedge to read out the data , and i think it will makes the timing a little tight , what kind of sram or cache the real MIPS are using ?
Last edited: