Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

555 Timer Design procedure???

Status
Not open for further replies.

VishwanathAmbli

Member level 1
Joined
May 23, 2012
Messages
33
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Activity points
1,466
hello all,
I want to design 555 timer, ie tlc555 internal circuit. I have internal circuit from data sheet and now to find w/l ratios for each mosfet.
I need help on how to go about it, like what parameter to consider.I am attaching data sheet with this post so that you can have a look at circuit diagram(cmos).


-and any answers for why pmos is used for voltage divider circuit and why not nmos?
-what happens if i build this voltage divider circuit using nmos?
-vdd varies from 2v to 15v, how does this circuit take care of minimum 2v supply?



Note: I am planning to implement this circuit in .35u tsmc technology.
 

Attachments

  • tlc555.pdf
    910.6 KB · Views: 47

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top