Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can a memory controller support ECC if the SDRAM used has a width of x16?

Status
Not open for further replies.

sps0987

Newbie
Joined
Sep 20, 2012
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,331
Can a memory controller support ECC if the SDRAM used has a width of x16?

- - - Updated - - -

And is it possible to use 5 of the x16 chips to create a 72 bit width data bus, and still use ECC? Thanks a lot!
 

Hi sps0987,
If you are still following this thread.
DRAM interface can accommodate 8-bit, 16-bit, 16-bit plus ECC, 32-bit, or 32-bit plus ECC configurations.

About your updated question, I dont know what you mean. Because if you use 5 of the x16 that makes it 80 bits data bus. Plus your ECC with take extra bits.
I am not sure what you mean when you say, " is it possible to use 5 of the x16 chips to create a 72 bit width data bus, and still use ECC?"
Hope this helps.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top