Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

I wanna know more deeply about synthesis

Status
Not open for further replies.

tseelee

Newbie level 2
Joined
Nov 2, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
9
My implemetation has 1.2million gates so i wanna optimize it. How?


First you should know more abot the rules of this forum. Read and follow them. Post in the appropriate forums, or you'll be warned. Topic moved.
/pisoiu
 

wrong place to ask question. You should ask at this forum
 

Preassuming that the complexity of your design is fairly average, optimization won't be an easy task. If you are using Synopsis Tools for sythesis and optimization, the book "Advanced Asic Chip Synthesis" Himanshu Bhatnagar Can be helpfull. You can download the e-book in this forum, you need to search.
Optimization of a design is veri skillfull job. Since you haven't mentioned many of the parameters, like complexity, targeting parameters like requency/area and time you have for this activity, it's difficult to comment.
 

Some ideas:
- Partitioning (Partition the design into smaller blocks & do bottom up synthesis)
- Over constraint your design, ie timing or area
 

ken_ooi said:
Some ideas:
- Partitioning (Partition the design into smaller blocks & do bottom up synthesis)
- Over constraint your design, ie timing or area

The problem of tseelee is too many gate counters, so do not over constraint the

timing, this will increment the area.

The best way reduce area is modify your RTL code if the code not freeze yet.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top