Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SDRAM memory controller design (testing in xilinx ise)

Status
Not open for further replies.

shrikanthke

Newbie level 5
Joined
Jul 25, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
i have a verilog code for memory .I want to check read and write operation in it . i gave address and data. but i want to load memory register in it (before read and write ). probelem is mode reg is declared as register (not as any input or output).so in what form i shud give it in testbench. i cant directly give its value since it is not a input or a output. i think it shud be given something as "force.........."
help me on this pls.
 

hello, I'm doing something about the SDRAM which controled by XILINX, but I haven't know regard to the SDRAM. I research something about SDRAM to you, so can you send some resource to me of SDRAM or reference code to help me complete my program. I'm great to wait your repeating.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top