Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Unable to Generate the Cores - unprecedented error

Status
Not open for further replies.
S

syedshan

Advanced Member level 1
Joined
Feb 27, 2012
Messages
463
Helped
27
Reputation
54
Reaction score
26
Trophy points
1,308
Location
Jeonju, South Korea
Activity points
5,134
Dear all,

First please check the error I am getting when I am trying to generate the Clocking wizard IP (for V6) using core generator invoked through ISE.

WARNING:coreutil - Failed to generate file: core_v
invoked from within
"deliverEJava $componentName GenerationOptions $TopLevel"
(procedure "components::c12::generate" line 36)
invoked from within
"components::${componentName}::generate"
(procedure ":: xilinx::sim::generation::generateCore3rdParty" line 125)
invoked from within
":: xilinx::sim::generation::generateCore3rdParty
$parameters(componentInstanceID)"
(procedure "main" line 25)
invoked from within
"main $argc $argv"
invoked from within
"return [main $argc $argv]"
(file
"C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3
ERROR:sim - Unable to evaluate Tcl file:
C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3_
2\generate\run_legacy_tcl_flow.tcl
ERROR:sim - Failed executing Tcl generator.
_2\generate\run_legacy_tcl_flow.tcl" line 47)ERROR:sim - Failed to generate 'c12'. Failed executing Tcl generator.

Wrote CGP file for project 'c12'.
Core Generator create command failed.
Click to expand...

I also tried the divider IP to generator to see if there is problem with the Clocking Wizard IP, but it also showed similar error.
I was getting every thing all right earlier, but I don't know what has happened now that now I am unable to get the IP generated.


Waiting for reply.
Many thanks in advance.

Shan
 

Quick google on "Unable to evaluate Tcl file xilinx core" yielded this url: http://forums.xilinx.com/t5/Design-Entry/CoreGen-Tcl-script-bug-doesn-t-work/td-p/240470

Going by that it looks like that sort of error is what you get when the tcl runtime is barfing. Which in the case of that previous url was caused by an OS update, which probably updated related libs. Anyways, you may want to post this on the xilinx support forum as well. If it is a weird ISE bug then you'll increase your chance of solving by posting there as well.
 

Well after restarting my PC again. The issue seem to solve and I am able to generate the cores. But still I am unable to figure out what has caused this problem.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top