Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How skew value and max insertion delays are calculated?

Status
Not open for further replies.
Q

qual_ti

Member level 1
Joined
Jun 21, 2011
Messages
37
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,525
hi,
why skew should be minimal?
How skew value and max insertion delays are calculated which we can specify in the CTS specification file ?
 

Re: clock skew and timing

Skew is the difference between the arrival times of clock to the clock pins of register
insertion delay:- The delay from clock definition point to clock pin of register
if skew is maximum then timing will not be met....,that is the reason why skew should be minimum


Thanks&Regards,
D.Raviteja
 

Re: clock skew and timing

thanks for reply.
My question is we set these skew and insertion delay values in CTS specification file...
On what basis these two values decided ?

One more question ...

Which one is important either Global or local skew ? and why ?





ravipandu46338@gmail.com said:
Skew is the difference between the arrival times of clock to the clock pins of register
insertion delay:- The delay from clock definition point to clock pin of register
if skew is maximum then timing will not be met....,that is the reason why skew should be minimum


Thanks&Regards,
D.Raviteja
Click to expand...
 

Re: clock skew and timing

We set these values depending on technology what we achieve.
Local Skew is important as it determines timing closure.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top