Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to reduce noise using power rail in my chip ?

Status
Not open for further replies.
T

tavidu

Member level 1
Joined
Oct 21, 2004
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
330
about power rail

In my chip, it have 8 digital power pairs, 3 analog power pairs.
when doing mask design, in order ot reduce noise,
1, 8 digital power rail is connected together?
2, 3 analog power rail is connected together?
3, should decouple each power pair each other?

someone could give me detailed discription? thanks!
 

Re: about power rail

1) I think that digital power rail must be separated from analog power rail;

2) IO power rail must de separated from core power rail;

3) different analog power rail must be separated from each other.



tavidu said:
In my chip, it have 8 digital power pairs, 3 analog power pairs.
when doing mask design, in order ot reduce noise,
1, 8 digital power rail is connected together?
2, 3 analog power rail is connected together?
3, should decouple each power pair each other?

someone could give me detailed discription? thanks!
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top