Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

amplifier ground at two source pins?

Status
Not open for further replies.
abdoeng

abdoeng

Advanced Member level 2
Joined
Feb 22, 2004
Messages
647
Helped
76
Reputation
152
Reaction score
63
Trophy points
1,308
Activity points
3,810
hi how i put the amplifier ground at its two source pins althougth,at ADS2003 the s parameter module contain only 3 terminas for gate,drain and source in other word how i simulate the amplifier with two source pins ground
regards
 

The model should contain the effects of the two source pins. This two pin arrangement is used to reduce the effects of the parasitic lead inductance of the package. This approximately halves the inductance.
 

flatulent said:
The model should contain the effects of the two source pins. This two pin arrangement is used to reduce the effects of the parasitic lead inductance of the package. This approximately halves the inductance.
Click to expand...
thanks ,so at the designsimulation,the effect of the two pins appear in the results of s par .i design LNA at x band but after matching,the k<1,if i increase the pad of ground at source,the k be nearer 1.is that solution good.
regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top