Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How to solve the problem of unreachable and extra points in LEC?

Status
Not open for further replies.
A

amitk3553

Advanced Member level 4
Joined
Jul 20, 2012
Messages
117
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
DELHI, INDIA
Activity points
1,982
Hello,
During LEC ,I found 1 unreachable FF in Golden side
But to the revised side ,there is no FF generated
So please tell me the solution in this case.



Regards
Amit
 


Hi Amit,

Unreachable FF/Latch in LEC means, it is the FF/Latch which is not effecting the functionality of the design.
So, If you know the functionality of the design very well, validate that, really this FF is not going to effect the functionality of the design or not.
If it is really unreachable, no need to worry. You can ignore this warning.

If you have very little information about the design, then try the following steps to map unreachable points.
You said that unreachable points are in golden design.

read verilog golden.v -goldend -keep_unreach
read verilog revised.v -revised -keep_unreach

set mapping method -unreach

It may help.

regards,
Subhash C
 

Hello,
I tried all the commands which you had told.
But still it is showing an extra point (FF) in Golden.
My concern is that for a flip-flop(shown as extra in LEC) present in Golden,is there any synthesised logic formed for that or not .How can I check this thing.Or some king of merging there?I check for merging and also for extra flip flop in synthesis log file,but got no related information.Please tell something helpful and thanks for your previous responses!!!!

Regards
Amit
 

Hello all,
problem of unreachable points is solved .
If we find unreachable ponits in our design,then its sure that points are not contributing any fuctionality in design.
So never consider unreachable/extra points any problem,Just look for these points in design,you will find that logic is not necessary.Thanks



Regards
Amit
 

Hi Amit

Can you please elaborate how Unreachable points problem is solved?
sometimes Extra/Unreachable points need to be taken care since these points may also contribute to Non-eq points.


Regards,
Moorthy.S
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top