Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

warning message during simulation in cadence

Status
Not open for further replies.

vijith133

Member level 1
Joined
Jul 16, 2012
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,568
WARNING (CMI-2139): M1: The bulk-drain junction current exceeds `imelt'. The results computed by Virtuoso(R) Spectre(R) are now incorrect because the junction current model has been linearized.
WARNING (CMI-2144): M1: The bulk-drain junction current exceeds `imax'.

the above is a warning message i get during the simulation in spectre, i am not able to figure it out can any one help me with this
 

Attachments

  • warning.jpg
    warning.jpg
    191.3 KB · Views: 287

Probe all the bulk currents, so you can find out!
 

    V

    Points: 2
    Helpful Answer Positive Rating
Probe all the bulk currents, so you can find out!

thanks for the reply..

but, is that warning message important while designing or can I ignore it? if it is important can you suggest some solution to solve it, sorry to bother you , am new to this tool
 

There is an "assert" statement somewhere in the models tree
and imax / imelt params in the specific device model declaration.
These may or may not be realistic of relevant. The "problem"
may aggravated by unrealistic / over-ideal components in the
current loop / at one of the nodes. Or it could be a simulator
accuracy problem, where a little excess voltage makes a big
excess current makes a huge excess voltage and so on - the
model and/or analogLib elements embodying some non-limiting
or regenerative feature. Models are often not fitted outside
the specified operating range, but can contain singularities or
blow-ups outside it - and the solution may step off into these
during the search and land in an unrecoverable, numerically
stable but totally unrealistic (you hope) place.

This is an opportunity to exercise your circuit / simulation
debug skills, to learn how to distinguish circuit from model
problems, more than to get a quick way back to the paved
highway.
 
... is that warning message important while designing or can I ignore it?

It means that a source (or drain) to bulk junction is forward biased, so the forward current through this junction is limited only by its series resistance (and that one of the power source). It shows that an essential part of the input power will be short-circuited and doesn't contribute to the rectification efficiency.

At least for the chosen type of input power, this circuit is not appropriate.
 
Thanks for the kind help,
I was able to figure out the problem now
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top