Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

propagation delay of cmos inverter

Status
Not open for further replies.
S

steven23

Newbie level 6
Joined
Jul 16, 2012
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
for CMOS inverter, if my propagation delay of a gate is given to be 5ns. what should be the maximum operating frequency for correct output logic level.( if i am having a chain of inverters)??
 

To be accurate, it depends on the number of inverters you are having. Let us assume you have 'x' inverters.
You know f = 1/T. So the maximum operating frequency = 1/(5ns*n) = (200MHz/n).
So if you have 2 gates, the maximum operating frequency is 200MHz.

Hope you got the point. :)
 

for 2 inverters, shouldn't it be T= 2*2*5ns? because we are considering both HL and LH transitions in one complete cycle.
 

and what if rise time/fall time is greater than propagation delay of a gate, then what will be the clock period?

- - - Updated - - -

and what if rise time/fall time is greater than propagation delay of a gate, then what will be the clock period?
 

I don't think you need to multiply the time delay by two as you have two edges but I'm not sure.

- - - Updated - - -

I don't think you need to multiply the time delay by two as you have two edges but I'm not sure.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top