Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ASSURA: LVS problem having 2 labels on the same net

Status
Not open for further replies.

tstoll

Junior Member level 2
Joined
Dec 22, 2009
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,436
Hi -
following problem:

GND PAD.

Both, the input and the output of the GND PAD are shortened in the schematic with a analogLib 1 Ohm resistor.
In the layout I have no analogLib R available, so I have to shorten these two pins somehow.
Unfortunately this technology does not have metal resistors.

Any suggestion? This is the only missing point to get that LVS clean!!

Greetings, Tom
 

You can as "Run short locator" to ignore power buses I believe. I am not a layout guy, but I often use the tool to run RC extracted sims of my design. I normally specify GND VCC VP33 in the "Virtual Connect Net Names".

- - - Updated - - -

You can use "Run short locator" to ignore power buses I believe. I am not a layout guy, but I often use the tool to run RC extracted sims of my design. I normally specify GND VCC VP33 in the "Virtual Connect Net Names".
 

I used the lvsIgnore = true statement on an analogLib resistor in the schematic. This is working fine.

But I do not know, how I should proceed in the layout. There are now 2 pins on one net - that is P_GND and GND, which is correct.

I read a bit the Assura manual.. and there is an option to join two nets - but I did not find an option to join labels.

When using the lvsIgnore statement in the schematic - is there a correspondence for layout?

Thanks,
Tom
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top