Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Block-level floorplan

Status
Not open for further replies.

kingslayer

Member level 4
Joined
Jun 14, 2010
Messages
78
Helped
25
Reputation
48
Reaction score
24
Trophy points
1,288
Location
Milano, Italy
Activity points
1,827
Dear all,

I am sorry with advanced members, since for most of you this is probably a naive question :oops:

I am using Encounter Digital Implementation System 10.12 from Cadence, for RTL-to-GDSII backend flow of a simple modified MIPS processor; I synthesized the Verilog design using RTL Compiler against 45nm NanGate standard-cell library. I already performed placement and routing and I have GDSII output file.

Now, I need a very simple information, but I cannot get the most flexible way to do this (I want to do this by scripting). I would like to know the dimension and the physical placement coordinates of selected modules from the top-level RTL design. For instance, assume that from the top-level design "core" I am interested in "exec_stage" and "mem_ctrl": how can I get the physical dimension (in terms of height and width) of the envelope in which logic is placed for both modules? How can I get the (x,y) starting coordinate (bottom y, leftmost x)?

Thanks in advance for your help
Cheers

scorbetta
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top