Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DFT scan verification problem

Status
Not open for further replies.

maulin sheth

Advanced Member level 2
Joined
Oct 24, 2010
Messages
502
Helped
90
Reputation
179
Reaction score
90
Trophy points
1,318
Location
Bangalore, India
Activity points
4,161
Hello Friends,
I am new to DFT. So please help me to clear my following doubts.

1) What us the meaning of Flush test? How pattern generate for flush test means how flush pattern generate? using any tool?
2)Why we need to do zero delay and unit delay simulation?
3)How to verify that the design is properly working in test mode or not? means when design goes into test mode thn how to check that actually design goes into test mode?

Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top