Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SDRAM or DDR2 FPGA interfacing sasfely !!

Status
Not open for further replies.
M

matrix39

Newbie level 4
Joined
Dec 8, 2005
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
hi dear

i want to interface Micron's SDRAM MT48LC4M32B2 with the spartan-6 and want to use the built in memory controller.
i am confused about how should DQM0-DQM3 pins be connected to FPGA...in DDR or DDR2 there are LDQS, UDQS nd LDM,UDM pins.

can i avail this MCB feature of spartan-6 moreover this SDRAM is being powered by 3.3V ??
can i use MIG for its interface design because it does not list SDRAM ??
Which I/O standard is good for my scenario if single ended interface is planned ??
IS there a free ip core available in ISE/EDK or on any other site??
Can i safely place SDRAM and DDR2 on the same board and stuff only one as per need and share the signals b/w them ??

best regards

matrix
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top