Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Adding an invertor in clock path of a module

Status
Not open for further replies.
dll_fpga

dll_fpga

Full Member level 3
Joined
Mar 9, 2011
Messages
185
Helped
19
Reputation
38
Reaction score
21
Trophy points
1,298
Location
kerala,India
Activity points
2,416
hi,
Im designing a particular module of a chip....i have divided my design into 2 halves...1st half is working w.rt CLK clock and the other half is working wrt CLK inverted.
But i heard that using invertors in clock path is not advisable?
Is that true...what are the demerits of tht
anyone please explain...the advantages and disadvantages
 

Not necessarily but it highly depends what you need. The extra inverter will yield a propagation delay with respect to original clock so the transition edges will not exactly line up. If you need matched timing then use higher clock input and divide output with flip flops.

Other potential degradation is noise performance and/or additional clock jitter.
 

one more advantage is there you hold check dependency for setup being overridden will not be there. You dont need to perform hold checks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top