salam_hr
Newbie level 1
Immediately require Verilog/SystemVerilog Verification Engineer(s) in Bangalore. Experience 2-8 years, Education – Engineering Graduate. Experience in Verilog, and/or SystemVerilog, Experience in UVM, VMM, OVM, RVM or any advanced verification methodology, Experience in verification flows (tools, scripts, flows, waveform viewer), Interested candidates, e-mail resumes to careers@siliconpartner.com
With Thanks & Best Regards
Abdul Salam
HR Operations Executive
Silicon Partner Design Services Pvt Ltd
+91-44-43216781
With Thanks & Best Regards
Abdul Salam
HR Operations Executive
Silicon Partner Design Services Pvt Ltd
+91-44-43216781