Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why make the resistance pmos network and nmos network equal

Status
Not open for further replies.

owen_li

Full Member level 3
Joined
Jul 22, 2007
Messages
150
Helped
17
Reputation
34
Reaction score
15
Trophy points
1,298
Activity points
2,301
Hi.
I am a digital backend engineer, and have no much understanding about CMOS transistor.
I read a book these days and found it said "the resistance of pMos network should equate that of nMos network, in CMOS transistor".
like a inverter, the pMos should be nearly two times width than nMos, to make their resistance equal.
So, Can you tell me why ?

Thanks in advance!
 

Thanks FvM.
So, can you tell me why we should make the rise time and fall time equal, when designing gates ?
 

Thanks FvM.
So, can you tell me why we should make the rise time and fall time equal, when designing gates ?
So the the time delay through the gates is essentially the same for both rising and falling edges. It simplifies the timing calculations when determining the maximum frequency that the circuit can operate and if there are any race conditions.
 

Thanks crutschow.
Actually, even though the resistance of the pMos network equate the resistor of nMos network, the rise and fall time will be different from each other.
coz the rise and fall time depends on another factor: capacitance.
So, what is your solution when you draw the transistor ?
Do you both consider resistance and capacitance impact ? or Just consider the equal resistance for pMos and nMos network ?

Thanks very much!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top