gauz
Junior Member level 3
Hi all,
In my design there is a TI transcever tlk2211 interfaces to spartn6, which send data(RD) in ddr mode, and sourced with two inverted clk(RBC0/1) to capture the data in each of the rising edge. the waveform as shown in the attachment,
I'm a little puzzled how should I capture the data and sync to the internal clock?
is there any way to merge the two clock to a signle clock and capture the data with this clock?
Thanks,
Gauz