Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RTL schematic - absemce of a module

Status
Not open for further replies.

andreea_dumitru

Newbie level 4
Joined
May 27, 2012
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,331
can you please help me with the following issue: what could be the cause of not including a module into RTL schematic, even if the synthesis shows no errors?
 

was it synthesised away? clock unconnected or stuck at '1'? reset stuck at '1'? clock enable stuck at '0'?
 

yes, it was synthesised, but clock is connected and is not stuck at '1' , as well as reset isn`t stuck at '1' or clock enable stuck at '0'. as well, all the other modules are in the RTL.
 

is it connected to an output, or have an effect on outputs? if it has no effect on the design, it will dissapear
 

it is connected to an output module(VGA Module), but somehow, it doesn`t affect the output, owing to the fact that port mapping still works.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top