Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VDD for TSMC 0.25u CMOS Technology

Status
Not open for further replies.
This CMOS process has 5 metal layers and 1 poly layer. The process is for 2.5 volt applications. A thick oxide layer can be used for 3.3 volt transistors. Designs for this process require Metal 5 in the pad stack. Flip chip bumping is available from MOSIS. Please send e-mail to support@mosis.org for more information.


Use 2.5V
 

You can use both supply it depends on need if you use thick oxide which supply 3.3 volt the fT of the transistor low compare to thin oxide.
 

of cause 2.5V.But 1.8V is safe,and 3.3V is safe too.
 

Well,
Since it's talking about DIGITAL design only, the lower voltage would be better...
 

Generally, in the chip, the area of digital circuits are larger than the analog one.
For power consume issue, the digital circuit will use the lower power supply.
For the analog performance issue, you can use the higher power supply to design,It is simpler.
 

2.5v is the best and safe choice!
 

yes. 2.5v is the standard and suggested voltage.
however, you may choose multiple power supplies for different parts of your circuits - for lowering down the total power, or get some flexibility.
Normally you can use from 2.5v-Vth to 2.5v+Vth.
I've tried this in 3.3v process and looks like it is safe.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top