Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Vhdl implementation of Reed Solomon encoder

Status
Not open for further replies.

ravipratap06

Newbie level 2
Joined
May 30, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
In the above block Diagram, we are using Galois arithmetic to form an
encoder. here the field generator polynomial(p(x)) and code generator
polynomial(g(x))are taken as follows,
We have used p(x)= x4+x+1
and
g(x)=(x+1)(x+2)(x+4)(x+8)
= x^4+15x^3+3x^2+x+12
The message polynomial is taken as:
M(x) = x^14 +2x^13 +3x^12 +4x^11 +5x^10 +6x^9 +7x^8 +8x^7 +9x^6 +10x^5
+11x^4 + 12x^3 +13x^2 +14x +15

Then this is multiplied by x4 to give:

x^18 + 2x^17 + 3x^16 + 4x^15 + 5x^14 + 6x^13 +7x^12 +8x^11 +9x^10 +10x^9
+11x^8 +12x^7 +13x^6 +14x^5 +15x^4
to allow for spacing for parity symbols.

This is then divided by (x+1)(x+2)(x+4)(x+8) to produce the parity
symbols
as remainder.
So can you tell me what will be the remainder that we will get here!!
Please Help!!!
 

Attachments

  • a.jpg
    a.jpg
    40.4 KB · Views: 93

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top