Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence virtuoso layout using standard cells error

Status
Not open for further replies.

gautamraavi

Newbie level 5
Joined
Mar 8, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,375
Hi i am very new to the cadence virtuoso layouts . I am trying to make a 6T SRAM layout . The schematic has two coupled inverters . I have recently added the Nangate 45nm layout in which it has already a inverter layout, so i am trying to use the create instance icon to place the layout of the inverter. when i am trying to place that i can only see few layers only not all.Like i am only able to see the active layer and the rest like metal 1 , poly silicon etc are not displayed .what should i do to see all the layers?

---------- Post added at 18:26 ---------- Previous post was at 18:24 ----------

76_1338312359.jpg
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top