Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reverse gate leakage current of FETs

Status
Not open for further replies.

wyattmengy

Newbie level 5
Joined
May 8, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ontario, Canada
Activity points
1,394
Hi everyone,

I'm a bit confused with the different concepts of the "breakdown" of FETs. On Sedra & Smith (for those of you aren't in Canada, this book is pretty much the bible of fundamental IC designs in here), I understood three kinds of breakdowns well: weak-avalanche, punch-through, and gate-drain breakdown. However, I came across this term, "reverse gate leakage current". What's this? Is it a part of any of the three terms defined in Sedra & Smith?

Also, in a common-source power amplifier, what kind of breakdown can cause the drain current to flow in opposite direction (negative iDS, that flows from source to drain)?

Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top