Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Gate count for various building blocks

Status
Not open for further replies.
eexuke

eexuke

Full Member level 4
Joined
Mar 25, 2004
Messages
196
Helped
10
Reputation
20
Reaction score
3
Trophy points
1,298
Activity points
1,934
Can anybody share me some information about the average or approximate gate count numbers for following ASIC building blocks?
1)16*16 booth multiplier
2) two 16bit inputs ALU, traditional arithmetic(add,sub....) and logic (and,or,xor....) operations supported
3)16bit Barrel shifter,supporting traditional logic shift and arithmetic shift
4)16*16bit full custom register file with 9 read ports and 4 write ports(around 50MHz frequency)
5)32*32bit On-chip instruction RAM with two read ports and one write ports(around 50MHz frequency)

Thanks in advance!!
 

Gate count is not indipendent from your target frequency (in some particular technology like .13um TSMC LP, not in general), your wire-load models, input/output delays.
For memory, you could look into Memory Compiler you use (if it supports 2 read and 1 write ports!).
All those blocks you mention are extremelly small (even multiplier) for today's chips (even for the smallest area champions in low-cost market).
 

The gate count also depends on the target library you use if you use the standard cell library.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top