Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
and_reduce (and the other logic reduction operators) are in the std_logic_misc library. It is NOT an IEEE standard, but everyone has it (in the same way std_logic_arith/signed/unsigned are non standard, but everyone can use them).
In VHDL 2008, you are allowed to do things like this, and they are part of the IEEE standard:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
