Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In analog Macro model, we can use the construction of resistence, capacitor, inductor to modeling the pole or zero.
Who can describe some detail for it ?
Thanks!
You have two choices. One is to do the classical two port synthesis and end up with a ladder network for example. The other, simpler way is to have a cascade of ideal voltage controlled voltage sources with one RLC network between each one. This way you can more easily use each RLC network to produce just one pole or one zero. This makes the math calculation of element values simpler and less error prone.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
