Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Infromation about ASIC designs

Status
Not open for further replies.
F

fmostafa

Newbie level 1
Joined
May 2, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Hi everybody,

Since my main work is in FPGA field, I don't have enough experience in the ASIC design, I would like to have your advise. I have a design built in an FPGA. I want to know how much improvement can i achieve when i use ASIC in tearms of area and frequency? Could you advise me how can i do this and which tools can i use? and does synthesis tools can provide figures for the expected area and frequency? I want to have approximate and fast information not accurate.

Best Regards

Fatma
 

you can optimize the routing using plane ahead software.
this software will help you in all respects, figure, axpected area frequency etc.
 

It depends on what technology you are going to synthesize for and the standard cells you use. There are ultra high density cells, which can make an area footprint way smaller than you can achieve by FPGA. ASIC only make sense if it is a bulk production.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top