Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Setup time and hold time calculations

Status
Not open for further replies.
R

ravipandu46338@gmail.com

Member level 2
Joined
May 5, 2011
Messages
49
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Location
INDIA
Activity points
1,578
Hi all....,

Why SETUP time analysis is done during PLACEMENT why not hold along with setup time during placement?


I know the answer but not exactly can you plz clarify it.....,


What i know is the setup time is calculated at next edge and when the hold is done hold time calculation is done at the same edge...,,so,timing analysis for setup is done at placement and hold time analysis after CTS.....,


With regards,
D.Raviteja.
 

Hi

The answer lies in ur explanation itself, During placement we assume ideal clock nets and hence skew is assumed to be zero which makes HOLD check void. Hence its done after CTS.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top