syedshan
Advanced Member level 1
- Joined
- Feb 27, 2012
- Messages
- 463
- Helped
- 27
- Reputation
- 54
- Reaction score
- 26
- Trophy points
- 1,308
- Location
- Jeonju, South Korea
- Activity points
- 5,134
Dear all,
Verilog 2001 have this functionality for signed reg(s) and wire(s).
They work as two's compliment hence are they also synthesizable and will work the same way in-circuit as they do in simulation.
Verilog 2001 have this functionality for signed reg(s) and wire(s).
They work as two's compliment hence are they also synthesizable and will work the same way in-circuit as they do in simulation.