Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

1GHz wilkinson power divider

Status
Not open for further replies.

nachummai

Newbie level 5
Joined
Nov 8, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,351
hi,
i have designed a wilkinson power divider for 1GHz.. i just want the know the significance of 1GHz .. what is the practical application and usage of of a wilkinson power divider at 1GHz?
 

hi sir,
thank you for your reply.. but i just wanted to know is there any advantage in designing power dividers at 1GHz .. because many IEEE journals have designed wilkinson power dividers operating at 1GHz but they have not mentioned any reason for choosing this frequency..
 

is there any advantage in designing power dividers at 1GHz

No. This frequency is not of special importance. But if you understand the design method for 1GHz, you can design the divider for other useful frequencies.
 

thank you for both your replies it did help me!! the aim of my project is size reduction and harmonic suppression of the wilkinson power divider.. i took up the capacitive loading technique to achieve this...i have problem with adding the capacitors..do you have any idea regarding this?
 

i have a set of issues,
1) i'm using AWR design environment. In case of the basic (conventional) power divider i'm getting the output. But in case of the optimized power divider in this software if i'm adding the capacitors at the schematic level i'm getting the output (i.e.) my Scattering parameters are showing high isolation , high return loss at ports and 3.3 dB insertion loss. but when i'm trying to do the EM simulation using the AXIEM simulator in the software by using the method of extraction. the EM structure is being generated but im not getting the desired results and the results that i had got in the schematic are also modified and it is same as that of the EM structure

2) I'm using thin film resistor for the isolation resistor in case of Software simulation but for physically testing the fabricated layout using a network analyzer if i solder a SMD resistor in the place of the thin film resistor will i have any problem
 

i'm using 2010 size resistor..is that ok?

---------- Post added at 10:02 ---------- Previous post was at 09:53 ----------

what about the capacitors?
 

hi sir,
thank you for your reply.. but i just wanted to know is there any advantage in designing power dividers at 1GHz .. because many IEEE journals have designed wilkinson power dividers operating at 1GHz but they have not mentioned any reason for choosing this frequency..

It's probably because at 1GHz you do start to deal with the effects of High
Freq issues. Because 1GHz on a typical PCB (er=~3.5) the wave length
is ~ 6.2inches. So a quarterwave length is ~1.5inches. The related effects of
having traces and components close to 1/4 Lambda will make the design
more challenging.
Also Wilkinsons have a pretty good BW so it could be used from ~ 500MHz
to 1.5GHz, and there are a lot of applications in those bands.
 
Last edited:
2010 is too big to use, you can use 0603.
And you can import the RLC model, say Murata, into the software to simulate.
For 1GHz, schematic simulation is OK. What is your requirement specifications?
 
i have a set of issues,
1) i'm using AWR design environment. In case of the basic (conventional) power divider i'm getting the output. But in case of the optimized power divider in this software if i'm adding the capacitors at the schematic level i'm getting the output (i.e.) my Scattering parameters are showing high isolation , high return loss at ports and 3.3 dB insertion loss. but when i'm trying to do the EM simulation using the AXIEM simulator in the software by using the method of extraction. the EM structure is being generated but im not getting the desired results and the results that i had got in the schematic are also modified and it is same as that of the EM structure

This is a common issue that new designers face. Simulations with closed-form component models (i.e. MLIN, MTEE, MBEND, etc) do not take into account all of the coupling between adjacent metal structures. When you port the design from schematic to layout and simulate it with a true EM solver, you are seeing a more realistic answer. If you fabricated the circuit, it should work very similar to the AXIEM results. These are the steps most designers follow in practice:
1) Create basic model with schematic simulation to prove the basic concept and get a starting point
2) Tune the schematic-based model
3) Port the schematic model to layout and simulate with you favorite EM solver (AXIEM, Momentum, etc).
4) Tweak/tune your layout using the EM solver (iterate until it looks right)
5) Fabricate, test circuit, compare results to simulation from step 4.... retune/repeat as necessary

2) I'm using thin film resistor for the isolation resistor in case of Software simulation but for physically testing the fabricated layout using a network analyzer if i solder a SMD resistor in the place of the thin film resistor will i have any problem

At 1 GHz, you shouldn't have any problem. Watch out for your resistor's impact to the signals' phase, so you maintain good cancellation inside the structure, and thus maintain good isolation in your Wilkinson design.

For a Wilkinson divider, you want the length of the resistor to be small portion of a wavelength. Follow this little exercise to see how some of the signals cancel each other inside the structure. A signal reflected from output 1 will bounce back and split at the junction for the resistor. Some of the energy will go around the two quarterwave sections (i.e. winds up 180 degs out-of-phase) and will meet up with the in-phase signal that went straight across the resistor. If you make the resistor too long, you won't get the 180 degree-delayed and in-phase signals to meet up perfectly, because the "in-phase" signal will acquire some delay by traversing a long resistor (no longer perfect cancellation, less than perfect port-to-port isolation).

A good rule of thumb is < 5 degrees. This length varies depending on your frequency (1 GHz?) and dielectric constant of the substrate. Assuming an Er = 4, then 5 degs @ 1 GHz would be 82 mils (0.082"). So, and 0805 resistor should be the largest you'd want to go, initially. In case you didn't know the convention, an 0805 resistor/capacitor has .08" x .05" package dimensions. Small resistors (shorter length, less phase delay, better cancellation) is better. So go as small as you can, but remember the power handling of the part. If one port is a perfect reflection (open or short), then the resistor will dissipate 1/2 of the incident power. The other half of the power will go the other port (if it's terminated in a good matched load). If both output ports are matched, then the resistor sees no power dissipation.
 
THANK YOU ALL FOR THE REPLY.. I GOT SOME MORE DOUBTS.. I HOPE YOU ALL CAN HELP ME OUT WITH THIS TOO..
why should we suppress harmonics in a wilkinson power divider? what are the problems caused by the presence of harmonics? what is the parameter to be considered in case of harmonic suppression? is it return loss at the input and output ports?

while simulating in software why are the even harmonics absent and why only odd harmonics are present?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top