Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about multipurpose PLL and input reference clock

Status
Not open for further replies.

ladyfox

Newbie level 3
Joined
May 21, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,301
Hello~

I'm doing sth on pcie with the chip of altera cyclone IV (EP4CGX22F14C7 actually).
The pcie core uses transceivers for the RX and the TX differential signals,
and the 3rd couple of differential signal ,refclk, is used to clock the transceiver partially.
Inside the FPGA, the refclk should be routed to a Multipurpose PLL that adjacent to the CDR in the transceiver.

My problem is that
Are the inputs of the Multipurpose PLL several fixed pins on the chip, or they can just be the normal dedicated clock pins?

i can't find the more detailed info in the datasheet.
could someone help me or tell me where i should go for the information?

regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top