Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It is easy to use pull-ups resistors, and TTL, when having floating input, also saw a logic 1. So, when having, for example, a 3-state output, or an input going to a connector, it is possible that, when no output is driving a line, or when a cable is removed, that the chip input is left floating (ou pulled-up).
In this case, you would want control signals to not be asserted. So, this is why the standard is active-low (or inactive high). Because for TTL chip, it was easy to leave the input floating, which did let the input see a logic 1. Note that floating inputs only apply to TTL. CMOS inputs must not be left floating.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
