Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

JTAG chain incompatibility

Status
Not open for further replies.

shaiko

Advanced Member level 5
Joined
Aug 20, 2011
Messages
2,644
Helped
303
Reputation
608
Reaction score
297
Trophy points
1,363
Activity points
18,302
Has anyone ever encountared devices that "don't like" sitting together on the same JTAG chain ?
Not because of poor PCB design and signal integrity issues - but because of true system conflict/collision between them...?
 

Yes, this is quite common, particularly if the jtag chain runs from a device which does use TRSTN to a device which doesn't (or the other way around). This is because the TDO timings are different for the different devices. I found that putting a 10k pull-up resistor on each TDO cured this problem. Also not all Devices (particularly Xilinx FPGAs are properly 1149 compliant. This is a major issue and can result in the need to bypass these devices altogether.
 
  • Like
Reactions: shaiko

    shaiko

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top